Recent Content
JTAG error (Unexpected error in JTAG server -- error code 35 and Can't access JTAG chain)
I have to program a 10M04SCE144C8G FPGA that was already programmed (I have to update the program). For this I got a new computer and installed Ubuntu 20.04, after this I downloaded Intel Quartus Prime Lite 20.1.1 and installed it successfully. I also received a brand new Terasic USB Blaster. After connecting everything and compiling my code with no errors I tried to download it to the FPGA with no success. I have no previous experience with Intel FPGAs, Quartus or the Terasic USB Blaster. When I open the programmer to download the ".pof" file and hit "start" I get this error: Error (209053): Unexpected error in JTAG server -- error code 35 After googling for a while I arrived to this link and in FAQ #6 they show exactly my problem. So I tried, as is suggested there, to upload the ".sof" file instead. This time I got a different error 202940 Can't access JTAG chain Any idea on how to make this work?
Error 19724: not enough LAB's for clock region
Dear Support, i have this error Error(19724): Fitter requires 628 LABs for clock region in locations from lower-left (13, 32) to upper-right (37, 58), but only 621 LABs are available exclusively for that region I tried some suggestions i found on the forum without succes. I cannot find how to use the statements set_instance_assignment -name CLOCK_REGION -to <to> -entity <entity name><value> set_instance_assignment -name CLOCK_REGION -from <from> -to <to> -entity<entity name> <value>, set_global_assignment -name GLOBAL_PLACEMENT_EFFORT "HIGH EFFORT", without succes, and quartus does not accept:set_global_assignment -name GLOBAL_PLACEMENT_EFFORT "OPTIMIZE FOR HIGH UTILIZATION", I understand i have to enlarge the clock domain, but have no clue how to do this. I used this design with one channel on the cyclone10GX, which works fine, if i create a two channel version, Quartus reports this LAB error. Please advice See also Place Stage Error(19724) on Arria 10 with Quartus Prime Pro 18.1VIASAT- Request for MDDS and REACH COC-176523
Dear Team, Greetings!!! Can you please provide Latest REACH COC and MDDS documents for below listed products. Manufacturer Part Number Part Description 1SG165HN2F43I2VG IC,FPGA,STRATIX 10,1624 K LES,48 XCVR,H-TILE,I TEMP,-2 SPEED, VID,1760 PINS,43 MM BGA,ROHS 1SG280HU1F50I1VGBK IC,FPGA,STRATIX 10 GX,2,800K LE,96 XCVR,H-TILE,SMARTVID STD PWR,BLACK KEY PROVISIONING,ROHS,FBGA2397 1SG280HU2F50E1VG IC,FPGA,STRATIX 10GX,2800K LE,96 XCVRS,H-TILE,ET,FBGA2397,ROHS 1SG280LU3F50I3YG IC,FPGA,STRATIX 10GX,L-TILE,2.8M LES,96 XCVRS,SCREENED STATIC PWR,50X50MM FBGA2397,ROHS PL-USB2-BLASTER CABLE ASSY,FPGA PROGRAMMING,USB-BLASTER II,FOR ALTERA DEVICES PL-USB-BLASTER-RCN DOWNLOAD CABLE,USB-BLASTER,INTEL FPGA,ROHS 10AS022C3U19I2LPAA IC,FPGA,ARRIA10 SX,SOC,6 XCVRS,220K LE,IT,LOW-PWR SCREENED,SNPB,UBGA484 10AX032H2F34I2LPAA IC,FPGA,ARRIA10 GX,24 XCVRS,320K LE,IT,LOW PWR SCREENED,SNPB,FBGA1152
Error: top level design entity " " is undefined
we have problem in compiling VHDL code in Quartus II software. Every time we compile it shows the Error:top level design entity " file name" is undefined. We are even taking care of the case sensitivity. Our file name, new created project name and entity name in the code are all same. Plz help us regarding this.Can't launch the Modelsim-Altera Software
Hi, My OS is Windows 8 64 bit. I'm using Quartus II 13.1 Web Edition, and Modelsim 10.1d. My path in EDA Tools is set to "C:\altera\13.1\modelsim_ase\win32aloem", when I go Tools > Run Similation Tool > RTL Simulation; I get this Nativelink Error: Can't launch the ModelSim-Altera software -- the path to the location of the executables for the ModelSim-Altera software were not specified or the executables were not found at specified path... I can manually start it by the way. Thank you Baris Yakut