Forum Discussion

New Contributor

1 month ago

Support Request to Debug Signal Tap Issue with SoC Based Design(GHRD) on Agilex-7 FPGA

Hi Altera Support Team, Greetings from Logic Fruit Technologies. This is Bhanu Pratap and I am working on the project in which we are using Agilex-7 SOC FPGA. Goal: Utilize Agiliex-HPS's capabili...

Frequent Contributor

10 days ago

Dear Customer,

As we do not hear back from your end and case have been idling awhile, we will step back and allow the community to assist with any future follow-up questions.

Thank you for engaging with us!

Best regards,
Altera Technical Support

Forum Discussion

Support Request to Debug Signal Tap Issue with SoC Based Design(GHRD) on Agilex-7 FPGA

Recent Discussions

A topic explaining a problem with Cyclone V SoC - u-booting .rbf file failure - got rejected.

U-Boot "Synchronous Abort" boot failure on Terasic Atum A5 Rev B via Quartus 24.3 .jic generation

Agilex7m i have configure 4GB ddr linux is not booting. I got architect time failure error.

Preloader/U-Boot Compilation Failure

Agilex5 HPS2FPGA usage