Hi, We want to interface two devices (A and B) working at 148.5MHz. The first device (A) gives out data at the negative edge and the second device (B) captures at the positive edge. The clock to output delay of A varies from 1.64 to 5.3872ns. The minimum setup and hold times required at B are 1.3 and 0.8ns respectively. As per the timings, the ideal time for sampling the data will be at the negative edge. But as device B captures at the positive edge, the timings are not met when these two devices are connected directly. So, we want to interface these devices through a CPLD. The CPLD will capture the data from A at the negative edge and give out data to B at the rising edge. Can you please suggest me some suitable CPLD device that can be used for this purpose? Regards, Prachi

As FPGAs and CPLDs can only work on a single clock edge, you'll need a clock frequency of 297Mhz. I dont think a CPLD will be able to do that for you..

Hi Tricky, Thank you for your quick reply. If we use a CPLD with an internal PLL, then can it capture at falling edge and give out at rising edge? In this case we can add phase shift to the clock signal. Regards, Prachi

You could possibly do that, but you would essentially have 2 clock domains in the device, so you would need to pass the data safely between then, usually using a FIFO, so it will add a small amount of latency.

I assume devices A & B are not FPGAs whose logic you have control over? Ordinarily you would not design an interface, operating at that speed, to clock out on one edge and in on the other. Assuming you simply want to clock data into and out of the CPLD at that speed then you have a pretty wide choice to chose from. The MAX V family will do that - you may need something faster than the slowest (cheapest) speed grade. However, you are transferring the problem inside the CPLD. You now effectively have two clock domains inside your CPLD, across which you need to transfer your data. You will need to implement some form of FIFO to carry the data across between clock domains. Regards, Alex

As Tricky and Alex pointed out, I believe the CPLD solution would transfer the timing problem inside the CPLD, with more delays to take into account. If it's simply a problem of synchronizing / changing the clock edge between device A and B, maybe including a single logic port (buffer or inverter) on the clock line driving one of the devices could make everything working. I don't know your actual design, so maybe this is not feasible in your case, because it arises other timing problems.

CPLD selection suggestion | Altera Community

14 Replies

Altera_Forum
Honored Contributor
12 years ago
As FPGAs and CPLDs can only work on a single clock edge, you'll need a clock frequency of 297Mhz. I dont think a CPLD will be able to do that for you..
Altera_Forum
Honored Contributor
12 years ago
Hi Tricky,
Thank you for your quick reply.

If we use a CPLD with an internal PLL, then can it capture at falling edge and give out at rising edge? In this case we can add phase shift to the clock signal.

Regards,
Prachi
Altera_Forum
Honored Contributor
12 years ago
You could possibly do that, but you would essentially have 2 clock domains in the device, so you would need to pass the data safely between then, usually using a FIFO, so it will add a small amount of latency.
Altera_Forum
Honored Contributor
12 years ago
I assume devices A & B are not FPGAs whose logic you have control over? Ordinarily you would not design an interface, operating at that speed, to clock out on one edge and in on the other.

Assuming you simply want to clock data into and out of the CPLD at that speed then you have a pretty wide choice to chose from. The MAX V family will do that - you may need something faster than the slowest (cheapest) speed grade.

However, you are transferring the problem inside the CPLD. You now effectively have two clock domains inside your CPLD, across which you need to transfer your data. You will need to implement some form of FIFO to carry the data across between clock domains.

Regards,
Alex
Altera_Forum
Honored Contributor
12 years ago
As Tricky and Alex pointed out, I believe the CPLD solution would transfer the timing problem inside the CPLD, with more delays to take into account.
If it's simply a problem of synchronizing / changing the clock edge between device A and B, maybe including a single logic port (buffer or inverter) on the clock line driving one of the devices could make everything working. I don't know your actual design, so maybe this is not feasible in your case, because it arises other timing problems.
Altera_Forum
Honored Contributor
12 years ago
Hmm?
I really can't see the problem here.
All he needs is to implement a chain of registers inside the CPLD. The first level of registers has to work on the falling edge, the last one on the rising edge.
He'll need 3 or maybe 4 levels of registers to meet the timing between the oposite edges, but a MAX II/V should be able to do it.

Just try it in Quartus and see if can meet the timing constraint.
Altera_Forum
Honored Contributor
12 years ago
Yes, the problem is really there. Yes, you can clock the signal in OK and through a couple of FFs if you feel the need. However, at some point, if you need to clock it out on the other edge, you only have half a clock cycle to transfer the data between FFs. You would need to meet the setup time required of the 297MHz clock frequency that Tricky referred to.
Altera_Forum
Honored Contributor
12 years ago
Did anyone try to make a Max V project to document what he/she is saying?
I did. And a Max V can handle the transfer of the negative clock to the positive clock edges for the internal registers. But it fails at both the input and output setup times as Max V doesn't have either input nor output registers. I had to switch to a Cyclone IV speed grade 6 to meet the interface timings.
pp.qar10 KB
Altera_Forum
Honored Contributor
12 years ago
Hi,

The Max V device (5M1270Z) has 1.5ns as the setup time, which does not meet my required specification. I require a device with setup time lower than 1.3468ns. Are there other options available? Or is there any other device in this family which will have a lower setup time?

Also, can you please explain why a 297MHz clock would be required?
Altera_Forum
Honored Contributor
12 years ago
The input and output timings are very close throughout a CPLD (or FPGA) family.
There is no 'real' 297 MHz clock involved, but in transferring the data from the negative edge, used by input A, to the positive edge, used by output B, you only have half the period of the 148.5 MHz clock , which is 'equivalent' to a 297 MHz clock.

Forum Discussion

CPLD selection suggestion

14 Replies

Recent Discussions

Agilex 7 F Series Transceiver Pins Allowed Voltages During Powerup/When Unpowered

LTC Connector DE10-Standard FPGA

QSPI DDR Interface with Cyclone10LP: Maximum frequency

System PLL of Agliex5 PCIE example design cannot be locked after configuration

MAX 10 FPGA POR trip Levsl and tRAMP