I think I'm going crazy... I created a simple project for MAX3000A (schematic file, part of the schematic is attached) and tried to simulate in ModelSim - SE. https://www.alteraforum.com/forum/attachment.php?attachmentid=8560 What I got I can't explain at all - the counter counts without any reason ! It's clearly visible on the attached wave picture - signal 53 goes to '1' before 53clk changes ! https://www.alteraforum.com/forum/attachment.php?attachmentid=8561 Any ideas ? Thank you in advance !

By the way, looks like the problem does exist with Max3000/Max7000 only - changing a device setting to MaxII solves the problem. I would very appreciate if someone can suggest something - I'm completely ran out of ideas...

Modelsim SE doesn't understand Altera schematic entry. Which RTL netlist are you simulating?

--- Quote Start --- Modelsim SE doesn't understand Altera schematic entry. Which RTL netlist are you simulating? --- Quote End --- To be honest, I'm completely confused by this... I use Quartus II 13.0 SP1 Web edition, Windows 7.0 After compilation go Tools -> Run simulation tool -> Gate level simulation ModelSsim Altera Starter Edition 10.1d starts and I do the simulation there... This exact sequence (including usage of schematic design with ModelSim) was described in several Quartus tutorials...

Gate level simulation is very slow. It has to compile the design into a netlist (a list of low level gates and registers) and then simulates that. An RTL simulation simulates the code directly, and runs much much faster. If you have altera schematics these need to be converted to HDL before RTL simulation can occur. This can be done via file -> conversion -> HDL file. Be wary of this though, as you create two copies of the same thing. Forgetting to do a conversion when you update the schematic means the two are no longer matching. Much safer to have the whole design in an HDL (VHDL or Verilog).

O.K., a gate level simulation. In this case you'll inspect the RTL and gate level netlist and try to understand why the design is behaving as shown. I know that Quartus CPLD synthesis hat some weaknesses in the past. MAX II in contrast uses FPGA synthesis tools. A gate level simulation without time scale is meaningless, by the way. It might be a simple timing violation problem.

Weirdest thing - MAX3000A simulation | Altera Community

17 Replies

Altera_Forum
Honored Contributor
12 years ago
By the way, looks like the problem does exist with Max3000/Max7000 only - changing a device setting to MaxII solves the problem.

I would very appreciate if someone can suggest something - I'm completely ran out of ideas...
Altera_Forum
Honored Contributor
12 years ago
Modelsim SE doesn't understand Altera schematic entry. Which RTL netlist are you simulating?
Altera_Forum
Honored Contributor
12 years ago
--- Quote Start ---
Modelsim SE doesn't understand Altera schematic entry. Which RTL netlist are you simulating?
--- Quote End ---

To be honest, I'm completely confused by this... I use Quartus II 13.0 SP1 Web edition, Windows 7.0
After compilation go Tools -> Run simulation tool -> Gate level simulation
ModelSsim Altera Starter Edition 10.1d starts and I do the simulation there... This exact sequence (including usage of schematic design with ModelSim) was described in several Quartus tutorials...
Altera_Forum
Honored Contributor
12 years ago
Gate level simulation is very slow. It has to compile the design into a netlist (a list of low level gates and registers) and then simulates that. An RTL simulation simulates the code directly, and runs much much faster. If you have altera schematics these need to be converted to HDL before RTL simulation can occur. This can be done via file -> conversion -> HDL file.

Be wary of this though, as you create two copies of the same thing. Forgetting to do a conversion when you update the schematic means the two are no longer matching. Much safer to have the whole design in an HDL (VHDL or Verilog).
Altera_Forum
Honored Contributor
12 years ago
O.K., a gate level simulation. In this case you'll inspect the RTL and gate level netlist and try to understand why the design is behaving as shown.
I know that Quartus CPLD synthesis hat some weaknesses in the past. MAX II in contrast uses FPGA synthesis tools.

A gate level simulation without time scale is meaningless, by the way. It might be a simple timing violation problem.
Altera_Forum
Honored Contributor
12 years ago
--- Quote Start ---
In this case you'll inspect the RTL and gate level netlist and try to understand why the design is behaving as shown.
--- Quote End ---

Of course, I have looked at the design using netlist viewer . But the design is extremely simple – we are talking, basically, about one-bit counter that starts counting before the clock comes… I couldn’t see anything suspicious in the netlist. And changing the device to Max II (without changing schematics) eliminates this issue. Grounding counter’s reset instead of connecting it to the reset circuit helps as well, but, of course, in this case the logic is not working in the required way…

Unfortunately, I have to stick with MAX3000/7000 for several reasons. And I’m just starting, don’t have enough HDL knowledge to use it for the design – just need to re-create existing schematics using CPLD.

P.S. Thanks a lot to all replied !
Altera_Forum
Honored Contributor
12 years ago
You didn't answer the timescale question. In addition the "53clk" in your design is apparently a generated clock, the gate level netlist may look considerably different from the RTL.

Can you post a quartus archive of your design, including the testbench?
Altera_Forum
Honored Contributor
12 years ago
Sorry I forgot to answer about possible timing issues - I don't think it's a problem here. The clock is the signal from external pin with 100 ns period - I'm pretty sure it's more than slow enough for this design/device.

I'm attaching the archive here. Unfortunately, I have not learned how to create testbenches yet - with this project I'm just overwriting the signal clk with 100 ns period...

Thank you very much for spending your time on my problem !
p140309sync.qar22 KB
Altera_Forum
Honored Contributor
12 years ago
If you review the gate level netlist (Technology Map Viewer), you'll notice that the design is implemented slightly different from the RTL, e.g. DD3-3 is clocked directly by p41. This explains some unexpected results in simulation.

Secondly you get warnings about hold time violations which can be related to the ripple clock topology.

There are possibly some oddities of the CPLD synthesis engine contributing to the problem, but essentially it's the bad design topology.
Altera_Forum
Honored Contributor
12 years ago
--- Quote Start ---
the design is implemented slightly different from the RTL, e.g. DD3-3 is clocked directly by p41.
--- Quote End ---

Yes, I can see this now, thanks... I completely agree the design is not the greatest, but it works very well in real hardware. I expected that implementing this schematics in CPLD is going to be pretty easy, but now I have no idea what can I do if the software does things I have not asked for...

Do you have any suggestion how should I fight this problem realistically ?

Forum Discussion

Weirdest thing - MAX3000A simulation

17 Replies

Recent Discussions

Timing analysis - long combinational path

QuartusPro 25.3 Crashed after using the Signal Tap Logic Analyzer

Duplicate_hierarchy_depth / duplicate_register

Automatically added negative node for TDS output doesn't work with Agilex 5

Quartus 20.1std compilation fails for Quartus map - Device 10AS057K2F40I1SG