How to ignore error 18496 (Output ??? too close to PLL clock input)
Related to:
- Error (18496): The Output SCLK in pin 26 is too close to PLL clock input in pin 27
- Fitter Pin Placement Constraint
- MAX10 pin too close to PLL clock
- Pin location is too close to PLL clock input pin
None of the above solves the issue.
I have a MAX10 10M16SAE144C8G design that compiles perfectly fine in Quartus 18 (and it's working in hardware). I'm trying to upgrade the project to Quartus 22 or 23, but Quartus complains: "Error (18496): The Output opRGB_R1 in pin location 28 (pad_7875) is too close to PLL clock input pin (ipCLK_25M) in pin location 27 (pad_9)".
The interfering pin is an LED that is turned on and then left on. It cannot cause interference on the clock, because it doesn't toggle.
I've tried setting `set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE "0 MHz" -to opRGB_R1`, but no luck. Same error.
I've tried applying the same setting to ipCLK_25M, just to check, but also no luck.
How do I tell Quartus that it should ignore that error and route the design anyway? I'm willing to take the risk related to interference on the clock line.
Hi,
I see the fix has been already published
intel.it/content/dam/support/us/en/programmable/kdb/support/knowledge-center/tools/2016/quartus-16.1-0.01cb-readme.txt