Forum Discussion

John-Philip's avatar
John-Philip
Icon for New Contributor rankNew Contributor
11 months ago
Solved

How to ignore error 18496 (Output ??? too close to PLL clock input)

Related to: Error (18496): The Output SCLK in pin 26 is too close to PLL clock input in pin 27 Fitter Pin Placement Constraint MAX10 pin too close to PLL clock Pin location is too close to PL...
Hdl
John-Philip's avatar
John-Philip
Icon for New Contributor rankNew Contributor
11 months ago

If I move the pin, it compiles
If I then move it back, same error.

A clean build doesn't help -- same error.

I've attached a simplified version of the project -- maybe someone can reproduce the problem and then let me know what parameter to set...?