Forum Discussion

AhmadZaklouta's avatar
AhmadZaklouta
Icon for New Contributor rankNew Contributor
4 years ago

set false path in VHDL

I want to write sdc constraint for two signals in VHDL but I am not being able to understand the syntax.

the signals are term_count_internal and time_cnt_wrap_dly

this what I tried but it wrong:

attribute altera_attribute of rtl : architecture is
"-name SDC_STATEMENT""set_false_path -to [get_registers *time_cnt_wrap_dly*]";
"-name SDC_STATEMENT""set_false_path -from [get_registers *term_count_internal*]""";
can someone guide me on this?

12 Replies

    • AhmadZaklouta's avatar
      AhmadZaklouta
      Icon for New Contributor rankNew Contributor
      4 years ago

      I read this but I want to have two set_false_path for two different signal and I am not being able to figure out the syntax.

  • SyafieqS's avatar
    SyafieqS
    Icon for Super Contributor rankSuper Contributor
    4 years ago

    Ahmad,


    You may want to take a look at the KDB below related embed sdc hdl. Hopes it will help as your reference.



    • AhmadZaklouta's avatar
      AhmadZaklouta
      Icon for New Contributor rankNew Contributor
      4 years ago

      The VHDL syntax is not clear!
      I have tried all these and non work:

      attribute altera_attribute of rtl : architecture is "-name SDC_STATEMENT ""set_false_path -to [get_registers *time_cnt_wrap_dly*]"";""-name SDC_STATEMENT ""set_false_path -from [get_registers *term_count_internal*]""";
      attribute altera_attribute of rtl : architecture is (
"-name SDC_STATEMENT ""set_false_path -to [get_registers *time_cnt_wrap_dly*]"";" &
"-name SDC_STATEMENT ""set_false_path -from [get_registers *term_count_internal*]""
);
      attribute altera_attribute of rtl : architecture is 
"-name SDC_STATEMENT ""set_false_path -to [get_registers *time_cnt_wrap_dly*]"";" &
"-name SDC_STATEMENT ""set_false_path -from [get_registers *term_count_internal*]""";
  • sstrell's avatar
    sstrell
    Icon for Super Contributor rankSuper Contributor
    4 years ago

    No offense, but is there a reason why you don't just use a separate .sdc file? It will make your life much easier.

    • AhmadZaklouta's avatar
      AhmadZaklouta
      Icon for New Contributor rankNew Contributor
      4 years ago

      We are designing a library that is used accros multiple projects. so we don't have to write constraint for each project when it is embedded in the rtl.

  • SyafieqS's avatar
    SyafieqS
    Icon for Super Contributor rankSuper Contributor
    4 years ago

    Ahmad,


    May I know what Quartus version are you using? Std,Pro?

    If Std, there might be some limitation in term of HDL construct and support thus prevent you from to do so.


  • SyafieqS's avatar
    SyafieqS
    Icon for Super Contributor rankSuper Contributor
    4 years ago

    Hi Ahmad,


    May I know if there is any update?

    Are you managed to work on the syntax?


  • SyafieqS's avatar
    SyafieqS
    Icon for Super Contributor rankSuper Contributor
    4 years ago

    We do not receive any response from you to the previous reply that I have provided, thus I will put this case to close pending. Please post a response in the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you with your follow-up questions.