set false path in VHDL

I want to write sdc constraint for two signals in VHDL but I am not being able to understand the syntax. the signals are term_count_internal and time_cnt_wrap_dly this what I tried but it wrong:...