Pin allocation for PCIe HIP gen 2 x1 with Avalon-MM Interface

Question

I wish to use the Intel HIP for cyclone 10GX with a F780 package. I wish to use only 1 lane of PCIe 2.0 with Avalon-MM as interface. The quartus software is allowing me to place the tx pin pair only on the pins W28 and W27, the rx pin pair only on pins v26 and v25.
The worse part being that it is allowing me to place the 'perst' pin only on the pin AB11 which is impossible for me. I am already uisng this pin, and the bank 2A (which contains the pin AB11) with an IO Voltage of 1.35V while the 'perst' pin needs 1.8V.
Is there any wayout from this? I do not wish to redesign my custom board and change all the connections from bank 2A only for the 'perst' pin to get the pin AB11.
Any quick help is appreciated.
Thanks in advance!

wincent_altera · Answer

Hi, Thanks for contacting Altera. I'm assigned to support request.I'll investigate and get back to you soon. Thanks for your patience. Best regards,Wincent_Altera

wincent_altera · Answer

Hi @CaptainPrice15 ,I am already uisng this pin, and the bank 2A (which contains the pin AB11) with an IO Voltage of 1.35V while the 'perst' pin needs 1.8V. &gt;&gt; Yes , the pin perst need 1.8V as compulsoryMay I know which device OPN of Cyclone 10 GX that you are using ?For particular device we would have a different pin out mapping where you can refer to https://www.intel.com/content/www/us/en/support/programmable/support-resources/devices/lit-dp.html#tab-blade-1-3With that you can try to find any alternative pin which is un-use and could be compatible, but please ensure the IO standard is same as perst pin.Regards,Wincent

captainprice15 · Answer

Hello @Wincent_Altera ,Thanks a lot for your reply. I am using the 10CX150YF780E5G. I tried placing the perst pin on other banks where 1.8V is provided, but I don't know why, the fitter would like to place the perst only on AB11 (please see screenshot.)The assigned pin for perst (Pin E22) as seen in the screenshot is in bank 2L which I have supplied with 1.8V.

wincent_altera · Answer

Hi @CaptainPrice15 ,Do you use this pin for configuration purpose ?IF not,  you have the option to select 1.2V, 1.5V, or 1.8V compatible I/O standard. Detail please refer belowhttps://www.intel.com/content/www/us/en/docs/programmable/683417/current/optional-dual-purpose-configuration-pins.htmlRegards,Wincent_Altera

wincent_altera · Answer

Hi,Is there anything else you think I could help you ?Regards,Wincent

Forum Discussion

Pin allocation for PCIe HIP gen 2 x1 with Avalon-MM Interface

8 Replies

Recent Discussions

About Design Limitations and Known Issues

About Dual Simplex for Agilex 3

Where is High Speed Transceiver Demo Design in FPGA Wiki ?

Can't find Agilex 7 M I/O PLL Reconfiguration Design Example

Enabling DFE Adaptation on Cyclone 10 GX