Pin allocation for PCIe HIP gen 2 x1 with Avalon-MM Interface

I wish to use the Intel HIP for cyclone 10GX with a F780 package. I wish to use only 1 lane of PCIe 2.0 with Avalon-MM as interface. The quartus software is allowing me to place the tx pin pair only ...