Issue with 245 Fifo sync mode

Question

Dear All,

I am actually working on a communication chain between a FPGA and a FT2232H chip. So, the goal is to send a file from PC to FPGA, store it in a FIFO memory and then receive the sent data to PC.

I am using the 245 fifo sync mode.

All is working fine, expect that I rarely have a lose of one byte that appears randomly.

So for example, when I send a packet of 512byte, i received well the 512byte but when I repeat this operations 200 times, I noticed that sometimes I only receive 511 byte and when I check where happens the lost byte, it happens randomly. And when I send a packet of 65.536 byte, again sometimes, I only received 65 535 byte.

The strange thing is that when a lose occurs, this is always one byte.

Can anyone help out me there to solve this problem ?

Attached you will find my VHDL code.

Thank you for your help !

altera_forum · Answer

Do you have timing specs for the design? are they correct? Does the design meet timing?

Are all the signals in your design synchronous to "clk"? if they are not, have they been synchronised correctly?

Your description sounds like a timing problem.

altera_forum · Answer

Thank you for your answer.

I checked and, yes, all the timing specs are met and all the signals are synchronized to the clock (60 MHz) delivered by the FT2232H chip.

From what I have observed, the lost byte does not occur in the FPGA side. Indeed, when a lose occurs, this lose is not detected in the FPGA. All the sequence of data leave the FPGA correctly.

So, the problem can come from the fact that the FT2232H chip tells that he can receive a byte (his fifo is not full) but this is not true in this case I dont know how to resolve this. But the problem can come from somewhere else.

altera_forum · Answer

It could still be a timing problem. Do you need to set any input/output delays on your IOs to compensate for trace delays?

altera_forum · Answer

What OS are you using on the PC side?

altera_forum · Answer

--- Quote Start ---  What OS are you using on the PC side?  --- Quote End ---    Windows seven 64bits

Forum Discussion

Issue with 245 Fifo sync mode

10 Replies

Recent Discussions

Agilex-7 AXI MCDMA for PCIe hang

Accessing registers in the PCIE IP beyond MCDMA using system console

Can't generate F-Tile Ethernet Hard IP Design Example

Agilex 7 slew rate reconfiguration

Where is High Speed Transceiver Demo Design in FPGA Wiki ?