Altera_Forum
Honored Contributor
15 years agounsupported type when generating symbol
I successfully compiled and used VHDL code in QII V9.1. Now I want to use the same code multiple times in a higher hierarchy block schematic. So I want to generate a symbol for this VHDL-code.
When trying to generate the symbol, I get an error 10071, meaning I use an unsupported type. And yes, I've defined my own type, but this compiles well in Quartus. Why this error when trying to generate a symbol? Any ideas?