Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

unsupported type when generating symbol

I successfully compiled and used VHDL code in QII V9.1. Now I want to use the same code multiple times in a higher hierarchy block schematic. So I want to generate a symbol for this VHDL-code. ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

--- Quote Start ---

The problem with schematics is that you wont be able to simulate them from Quartus 10+.

--- Quote End ---

or you could continue to use the Create HDL Design File for Current File option.

learning HDL is a good idea, but there are certainly alternatives for those using .bdf files.