Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

unsupported type when generating symbol

I successfully compiled and used VHDL code in QII V9.1. Now I want to use the same code multiple times in a higher hierarchy block schematic. So I want to generate a symbol for this VHDL-code. ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

The problem with schematics is that you wont be able to simulate them from Quartus 10+.

But why dont you just use constants to reference the colours to make it as readable as you had before? 


constant GREEN : std_logic_vector := "001";
if color = GREEN then
  .....