Maximum SPI clock (SCLK) rate of SPI Intel FPGA IP

Question

In an Arria 10 SoC design, what is the maximum supported SPI clock rate/data rate of the Intel FPGA SPI IP for slave and master modes?Regards,

kennyt_altera · Answer

We used bit rate for the calculation, you can check the information here https://www.intel.com/content/www/us/en/docs/programmable/683711/22-3/features-of-the-spi-controller.html

fuad1 · Answer

Dear Kenny,What you provided is the data rates for the HPS SPI controller. Would you please provide the maximum supported SPI clock rate/data rate of the Intel FPGA SPI IP (Altera Avalon 4 wire serial) for slave and master modes? Thank you.Regards,

fvm · Answer

Hi,maximal master sclk rate is clk/2 (clock divider 2, 4, 8 ...). Maximal slave sclk rate is clk/3 if read the doc correctly.

kennyt_altera · Answer

That is correct, do let us know if you have further queries?

fuad1 · Answer

Thank you for answering my question.Regards,

Forum Discussion

Maximum SPI clock (SCLK) rate of SPI Intel FPGA IP

6 Replies

Recent Discussions

When you double click on a word, the other instances do not highlight due to the Find Box being open

jtagserver.exe causing BSOD together with ftdi driver

Automatically added negative node for TDS output doesn't work with Agilex 5

Agilex3 - unknown IDCODE

Signal Tap - *** Fatal Error: Segment Violation