Maximum SPI clock (SCLK) rate of SPI Intel FPGA IP

In an Arria 10 SoC design, what is the maximum supported SPI clock rate/data rate of the Intel FPGA SPI IP for slave and master modes? Regards,