Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

Flattening Verilog Hierarchy for IP block creation

Guys,

Wonder if someone could point me in the right direction.

I would like to flatten my design hierarchy into 1 file so I can just encrypt that one file for making an IP block. With over 60 files (and include files) a manual process of creating one file is taking ages.

I know that quartus has the VQM writer in but design support was removed for cyclone 3 onwards (I am using a cyclone 3). I am aware of .qxp file and have used it in the past but I don't think it can be encrypted.

Anyone know of anything within Quartus or anything else

I would really appreciate a point in the right direction.

Best Regards

C

13 Replies