Forum Discussion

JLIU45's avatar
JLIU45
Icon for New Contributor rankNew Contributor
6 years ago

Why is there no output in PLL simulation?

I instantiated a PLL in my design, refclk is 50MHz, 3 output clocks are 500MHz, 50MHz, 25MHz respectivily, and I enalbe dynamic phase shift option. But only the output 500MHz is valid, the other two output is x in the simulation. I just used the auto-generated pll simulation test bench. My quartus software is 16.1, and the device is cyclone V 5CEFA4.

7 Replies

    • JLIU45's avatar
      JLIU45
      Icon for New Contributor rankNew Contributor
      Hi, Vicky: thanks for your reply, I checked the design and understand that. However, my confusing is that the simulation cannot work, and I used the auto-generated simulation testbench. below is my simulation waveform, FYI, only outclk_0(500MHz) is valid, the other two is x. BR Liu Jianjun
  • AndyN's avatar
    AndyN
    Icon for Occasional Contributor rankOccasional Contributor

    What timeunit are you simulating with? PLL simulations can be really tricky about wanting a very fine grained simulation so I'd recommend trying with timeunit 1fs/1fs; and see if you get any different results.

    • JLIU45's avatar
      JLIU45
      Icon for New Contributor rankNew Contributor
      Hi, Andy: thanks of ryour reply! I tried 1fs timeunit, still the same result. It's puzzling that only 500MHz output can be seen, and the other two output clocks are x. I also simulated the PLL without dynamic phase shift function, it works well. Did you run the auto-generated simulation testbench? BR Liu Jianjun
    • JLIU45's avatar
      JLIU45
      Icon for New Contributor rankNew Contributor
      Hi, Vicky: I think I've solved the problem, just because this PLL needs a POR, however, this operation is not necessary for other PLLs, anyway I can run the simulation, thank you very much. BR Liu Jianjun
  • Vicky1's avatar
    Vicky1
    Icon for Regular Contributor rankRegular Contributor

    Hi Liu Jianjun,

    Glad you resolved it.

    Thanks,

    Vicky