Altera_Forum
Honored Contributor
16 years agoFIR Compiler 9.1 generate incorrect outputs
Hi,
I created a simple simulink model using DSP builder 9.1 sp1 blocks. The model runs at 120Mhz with 20.02Mhz input signal. After generating 20Mhz cos and sin signals from NCO block, the input signal is multiplied with NCO outputs, so that output signals are located at 0.02Mhz and around 40Mhz. Now I use FIR compilers to generate LPF for getting rid of 40Mhz image signals. However, the LPF output is not what I am expecting. Please review the attached model and share your feedback. Thank you. tim