Forum Discussion

New Contributor

1 month ago

Regarding the Footprint creation of AGFB022R24C2E2V

Hi For the AGFB022R24C2E2V The package drawing specifies a solder resist opening of Ø0.50 ± 0.02 mm, but it does not specify the recommended PCB pad diameter. Could you please provide the r...

Programmable Logic Device

quality|reliability

AqidAyman_Altera

Regular Contributor

1 month ago

Hi,

Please refer to this document on the steps to get the recommended PCB Land Pattern for Agilex 7:

https://docs.altera.com/r/docs/814028/current/agilextm-7-fpgas-and-soc-fpgas-package-pinout-and-pcb-design-user-guide/land-pattern-pcb-design-recommendations-mas

For the Allergo footprint, please refer here:

https://docs.altera.com/search?content-lang=en-US&value-filters=device_family~%2522Device+Families%257CAgilex+Families%257CAgilex+7%257CF-Series%2522*Resource_Type~%2522Developer+Resources%257CPCB+Board+Resources%257CPCB+Footprints%2522&sort=relevance

Regards,
Aqid

Forum Discussion

Regarding the Footprint creation of AGFB022R24C2E2V

Recent Discussions

Marking codes of CY10CL040YF484

Unable to scan JTAG chain, TCK only 2V

Cyclone 10 LP Bitstream Compression Failing

Updated .brd file for Stratix 10 GX dev kit

Agilex 5 D-Series HVIO IOPLL runtime reconfiguration: C0 write succeeds, but output remains 100 MHz