Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorMarvell 88EE1111 PHY tranciever MDIO reg configuration
I'm trying to troubleshoot PHY for my dual Ethernet design on the DE2-115 Cyclone IV board. (I have to load my *.elf file twice for some reason for my design to work).
In trying to figure out what's I notice that the DE2-115 uses the Marvell 88EE1111 PHY Tranciever chip. As per IEEE 802.3 2015, MDIO registers 0-15 are standard, but 16-31 are manufacture dependent. Does anyone have any leads on configuring Marvell 88EE1111? The "datasheet" on their website is only a product brief and does not describe what the registers do. I noticed in an excerpt from the Altera University TSE example (below), register 20 is written to in order to set up delay for input/output clk, but neither Altera nor Marvell provide any further information on why they chose this value or what it means.// Write to register 20 of the PHY chip for Ethernet port 2 to set up delay for input/output clk
*(tse + 0xB4) = *(tse + 0xB4) | 0x0082;31 Replies
Altera_ForumJSAG,
I think i had a similar or identical problem with my board some months ago. It had to do with forgetting to reset the PHY after startup. Look in tse.c in project file attached (It is a project i am working on to provide a basic ethernet sniffer for the DEII that can send ARP and UDP and can receive ARP en UDP in a small fixed ethernet adress configuration). Best Regards, Johi.- Altera_Forum
Hello!
Do you have your design working? I tried 88E1111 with Cyclone IV with GMII interface and the only result I have is correct RX (I see that in Signal Tap) and line loopback. All my attempts to transmit data is out of luck, internal loopback also keep silence. How to manage TX clocks? I suspect my problem in TX clocks - do you use PLL to generate TX clock with shifted phase? Sorry for offtopic. - Altera_Forum
FPGA,
To remove line loopback and ensure both TX and RX delays for the DDIO clock are set, be sure to set the 88EE1111 register 20 to 0x0082. Bit 14 controls line loopback. Bits 15 and 1 are RX/TX delay. I do have PLL and DDIO modules instantiated at the toplevel, apart from my Nios II system. The best way to describe it would be to reference the excelent tutorial for the TSE on the DE2-115 (can be found at https://www.altera.com/support/training/university/materials-tutorials.html). Page 21 has a typo (Ethernet port 2 does not exist. It should read "Ethernet port 1"). It includes commands needed to set up auto-negotiation and the GMII transmit speed as well. I hope that works! For further development, I would definitely recommend the UDP Offload Example at AlteraWiki! - Altera_Forum
Alex,
Any chance of posting the full data sheet? I'm trying to put the 88E1111 on a Max 10 Development kit in 10/100 mode via MII. - Altera_Forum
Hello Corestar,
I know where to find what you need. Are you on skype ? Best Regards, Johi. - Altera_Forum
Hi Johi,
I don't have easy access to Skype. Is it something you could post? I'm trying to setup the Max 10 Devel Kit using the "small" 10/100 EMAC mode which uses MII only. All the examples are for Gigabit and the full EMAC and it is not clear how to change it without the Phy datasheet. Very frustrating that Marvell makes it difficult to use their chip. Open letter to vendors (I'm sure this will cause them to take immediate action :-). Dear Devel Board Vendors, Please stop using chips from customer HOSTILE vendors like Marvell that seem to think it is a good idea to make life miserable for anyone wanting to buy their products. Many of us tend to use the same chips as the devel board on our own custom boards but cannot do so with a hostile vendor like Marvell. - Altera_Forum--- Quote Start --- I've found my Marvell datasheet. See the attached snippets of it that cover Address 20. There's also a timing diagram to show the impact of the bits being changed by your code. It seems to contradict my original statement about "not having to do any configuration to get the Phy working." Clearly a little too long ago for my grey matter to cope with... Cheers, Alex --- Quote End --- Hi Alex, Can you tell me where you found the information of the control register of Marvell 88E1111 PHY chips? Thanks! Regards, Minyan
- Altera_Forum
All the info is in the complete datasheet for the device.
Cheers, Alex - Altera_Forum
If you go to the Marvell Phy page, there is a "Contact Sales" link on the right. You have to sign an NDA and assure them you do not plan to conquer planet earth using their Phy and they will then send links to download it.
https://www.marvell.com/transceivers/alaska-gbe/ (https://www.marvell.com/transceivers/alaska-gbe/) If you are not locked into this chip, there are better choices out there. - Altera_Forum
Hello, I need some help.
I have an altera DE-115 which has two ethernet ports, all i want is to receive ethernet frame on ethernet port 1 and send that same frame from ethernet port 0. I can receive ethernet frame on fpga board from ethernet port 1 but cannot transmit that same frame from ethernet port 0. On both ports two different PC's are connected. What changes should i make in this code volatile int * tse = (int *) 0x00102000; Initialize the MAC address *(tse + 3) = 0x116E6001; *(tse + 4) = 0x00000F02; // Specify the addresses of the PHY devices to be accessed through MDIO interface *(tse + 0x0F) = 0x10; *(tse + 0x10) = 0x11; Write to register 20 of the PHY chip for Ethernet port 0 to set up line loopback *(tse + 0x94) = 0x4000; // Write to register 16 of the PHY chip for Ethernet port 1 to enable automatic crossover for all modes("| = OR") *(tse + 0xB0) = *(tse + 0xB0) | 0x0060; // Write to register 20 of the PHY chip for Ethernet port 2 to set up delay for input/output clk *(tse + 0xB4) = *(tse + 0xB4) | 0x0082; // Software reset the second PHY chip and wait *(tse + 0xA0) = *(tse + 0xA0) | 0x8000; while ( *(tse + 0xA0) & 0x8000 ) ; // Enable read and write transfers, gigabit Ethernet operation, and CRC forwarding *(tse + 2) = *(tse + 2) | 0x0000004B;
