Forum Discussion

Honored Contributor

9 years ago

Marvell 88EE1111 PHY tranciever MDIO reg configuration

I'm trying to troubleshoot PHY for my dual Ethernet design on the DE2-115 Cyclone IV board. (I have to load my *.elf file twice for some reason for my design to work). In trying to figure ou...

Altera_Forum

Honored Contributor

8 years ago

If you go to the Marvell Phy page, there is a "Contact Sales" link on the right. You have to sign an NDA and assure them you do not plan to conquer planet earth using their Phy and they will then send links to download it.

https://www.marvell.com/transceivers/alaska-gbe/ (https://www.marvell.com/transceivers/alaska-gbe/)

If you are not locked into this chip, there are better choices out there.

Forum Discussion

Marvell 88EE1111 PHY tranciever MDIO reg configuration

Recent Discussions

Request for COO info

JTAG Chain Broken on Agilex 7-I Dev Kit

Feasibility to implement 350MHz LVDS + soft-CDR on Cyclone 10LP

Question

Will serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?