Altera_Forum
Honored Contributor
14 years agoDividing clock source - PLL
Hello,
I was trying to reduce clock frequency of Cyclone II i Quartus form 50MHz to 5 Hz. I heard, this need to be done by megawizard, SoPC builder and then PLL. But the thing is, that I cannot smaller the frequency to less than 10MHz. I've searched many web pages to find the solution, and I'vo got no. Could anyone give me a simple step by step answer how to reduce the clock frequency, or just give some clues? Regards, blasq