Altera_Forum
Honored Contributor
14 years agoDividing clock source - PLL
Hello, I was trying to reduce clock frequency of Cyclone II i Quartus form 50MHz to 5 Hz. I heard, this need to be done by megawizard, SoPC builder and then PLL. But the thing is, that I canno...