Sathvika
New Contributor
2 years agoJTAG pin connections for MAX 10 FPGA
I am making a design using 10M08SAE144C8G.
Below is the schematic reference I am using .
Here there is an embedded USB blaster design by default. But i dont want to use MAX V (CPLD) for it, instead I wasnt to use external USB blaster II. So the below is the jtag connector.
How the connections should go to FPGA pins. and what are things we need to take care while doing the schematic in the current file(schematic link above).
Can you please name the connection in terms of FPGA net names mentioned in the schematic like below.