SathvikaNew Contributor2 years agoJTAG pin connections for MAX 10 FPGA I am making a design using 10M08SAE144C8G. Below is the schematic reference I am using . https://www.intel.com/content/dam/support/us/en/programmable/support-resources/fpga-wiki/asset01/bemicro-ma...Show More
sstrellSuper Contributor2 years agoUse the legend in the Pin Planner to find the JTAG pins for your device and connect appropriately in your schematic.
SathvikaNew Contributor to sstrell2 years agoSorry, I didn't get you. What legend in the pin planner you mean?
SathvikaNew Contributor to sstrell2 years agoSorry, I didn't get you. What legend in the pin planner you mean?
Recent DiscussionsFitter error in A5ED043AB23AI2V Example designAccess to System MAX design for Agilex 5 kitCyclone 10 LP Evaluation Kit - DocumentationSolvedAgilex5 Eagle ES, NIOS-V + TSE IPAGILEX 5 cvp mode