SathvikaNew Contributor2 years agoJTAG pin connections for MAX 10 FPGA I am making a design using 10M08SAE144C8G. Below is the schematic reference I am using . https://www.intel.com/content/dam/support/us/en/programmable/support-resources/fpga-wiki/asset01/bemicro-ma...Show More
SathvikaNew Contributor2 years agoWhat is AS?And it is ok if we just use 4 pins from JTAG and connect them to FPGA. And leave remaining pins unconnected?
FvMSuper Contributor to Sathvika2 years agoAS is active serial flash, used e.g. with Cyclone 10.4 JTAG pins + GND + VCC
Recent DiscussionsFitter error in A5ED043AB23AI2V Example designAccess to System MAX design for Agilex 5 kitCyclone 10 LP Evaluation Kit - DocumentationSolvedAgilex5 Eagle ES, NIOS-V + TSE IPAGILEX 5 cvp mode