Forum Discussion

Marco_Go's avatar
Marco_Go
Icon for New Contributor rankNew Contributor
2 years ago
Solved

DE10LITE SDRAM Example code

Dear Sirs,


I did several tests using the de10-lite including using the files that come with the board. As I have no experience, I could not find out if the card is having problems or if I really am not able to describe the hardware correctly. Please, if someone can, send me a simple code that makes the writing and reading of a simple data in the SDRAM memory that exists on the board in verilog so that I can test its operation.


Sorry for my english !


Thanks, a lot for your help,


Marco

  • Hello Marco,


    You need to check that your RTL code is correct before you solve the timing violation.

    Any changes made to the RTL code could definitely affect the timing performance due to different routing.


    Also, if you require help on timing, please post a new thread as this thread has a different root cause & solution.


    Thank you,

    Regards,

    Nurina


23 Replies