Forum Discussion

dsun01

Contributor

4 years ago

Solved

tracking and solve the slack problem when immigrate from std to pro

Dear Quartus Support/Expert,

I guess this is a very entry level question. I hope some experienced user can answer easily.

I have a TI dev kit, which is in STD version 14, and the device is 10AX115H2F34E1SG, it compiles and no slack at Standard version 18.1

now I update to 10AX115S2F45I1SG( Intel AX PCIe dev kit). and using PRO 21.3.

after I compile I got a lot slack, like this

while I am watching the Intel training video clips, and reading Using the Intel Quartus Prime Timing Analyzer.

I hope get got some help from the methodology level, if there is a clock has thousands end points failed slack analysis. where to start to solve this problem.

Sincerely.

David

dsun01
4 years ago
Hi Sstrel,

If I manually open one of the IP in the list. it will fail because "component dec_data_capture 1.0 not found or could not be instantiated".

I confirmed the file is there in the first line listed directory. I don't know why it couldn't be instantiated.

but the overall project can compile without any problem.

10 Replies

Nurina
Regular Contributor
4 years ago
Hi,

Since you are using Q21.3 Pro, I'd say look at Design Assistant report and Fast Forward Compile report. These reports are useful in detecting location of the black hole and critical chain respectively.

Design Assistant: https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug-qpp-design-recommendations.pdf#page=93

Fast forward compile: https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug-qpp-compiler.pdf#page=30

Regards,
Nurina
Nurina
Regular Contributor
4 years ago
I just noticed most of them are from IP modules, did you re-generate the IP? Did you update them?

Regards,
Nurina
- dsun01
  Contributor
  4 years ago
  Hi Nurina,
  
  for standard version, there is a reminder to automatic or manually update the IP. for the Pro version, I didn't see any signs of over time IP or module.
  
  I am new to platform designer, even I have gone through the training video and some part of the manual, I am still not quit confident that I did it correctly.
  
  when you say update them, do I need to pick some of them one by one, or there is a click for all button. how do I know all the IPs are update to date?
  
  Thank you very much for the following up post.
  
  David
sstrell
Super Contributor
4 years ago
If all the IP are in Platform Designer, you can just regenerate the system there or select Upgrade IP Cores from the System menu if it's available.

If the IP are not in a PD system, you can do the same from Quartus: Project menu -> Upgrade IP Components.
- dsun01
  Contributor
  4 years ago
- dsun01
  Contributor
  4 years ago
  Hi Sstrell,
  
  I posted the Quartus IP upgrade page.
  
  it says All (40) IPs. there are none of them Must upgrade.
  
  and in the list, the versions are different. some of them for example is 21.3, some are 19.1.0. should I manually upgrade all none 21.3 version IP to the latest?
  
  Thanks for help
  
  David
- dsun01
  Contributor
  4 years ago
  Hi Sstrel,
  
  If I manually open one of the IP in the list. it will fail because "component dec_data_capture 1.0 not found or could not be instantiated".
  
  I confirmed the file is there in the first line listed directory. I don't know why it couldn't be instantiated.
  
  but the overall project can compile without any problem.
  - dsun01
    Contributor
    4 years ago
    Dear Intel Experts and Friends,
    
    I am still try to figure out how to fix/reduce the timing issue, because the 18.1 standard version don't have these problem, so the PRO version should not have that much timing failures. I guess there was something wrong while I am upgrade to the Quartus Pro.
    
    but there were not much operation when did the upgrade, just made few clicks, then everything seems OK except the timing analysis.
    
    if I couldn't figure out the upgrade procedure problems, for the regular failure like this, where should I start to trouble shooting.
    
    thank you very much,
    
    David
    
    jesd204b_inst|jesd_top_qsys_0|jesd_top_qsys_0|u_jesd_top_inst|jesd_clk_rst_gen_0|JESD_A10_PLL.jesd_pll_inst|iopll_0|outclk2 -12.442 -42084.050 7473 Slow 900mV 100C Model
Nurina
Regular Contributor
4 years ago
Hi,

What steps did you take to migrate from std to pro? You need to make changes to your qsf file, sdc and tcl scripts and maybe even RTL code for a successful migration. Refer to this video training on migrating to the Intel Quartus Prime Pro: https://www.youtube.com/watch?v=P_6gemOLtjE

Even though your timing has closed in Standard edition, it might fail in Pro edition. This is because the timing algorithm is different, so you may have to take different/more steps to close timing with the same project. The same applies to when you migrate to a different version of Quartus.

Regards,
Nurina
- Nurina
  Regular Contributor
  4 years ago
  Hi,
  
  We did not receive any response to the previous question/reply/answer that I have provided, thus I will put this case to close pending. Please post a response in the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you with your follow-up questions.
  
  Regards,
  Nurina
  
  P/S: If you like my comment, feel free to give Kudos. If my comment solved your problem, feel free to accept my comment as solution!

Forum Discussion

tracking and solve the slack problem when immigrate from std to pro

10 Replies

Recent Discussions

Is Quartus Prime Pro 22.4 Compatible with Stratix 10 NX Series Device?

Timing analysis - long combinational path

QuartusPro 25.3 Crashed after using the Signal Tap Logic Analyzer

Duplicate_hierarchy_depth / duplicate_register

Automatically added negative node for TDS output doesn't work with Agilex 5