senwang
New Contributor
1 year agoR-tile intel FPGA IP for compute express link(CXL) testbench has an AVY_ERROR.
Hi, hope you have a nice day!
I have a problem when using the R-tile intel FPGA IP for compute express link(CXL) testbench. The testbench is generated through Quartus Prime 24.3. The CXL ip version is 1.14. And I refer to the "Agilex™ 7 R-Tile Compute Express Link* (CXL*) FPGA IP Design Example User Guide" for simulation.
But when I run_cmd_t1_vcs_DTL.sh script, it will end up with an error message of
"AVY_ERROR:log@479218.844ns:[ACXL2_8_1_1n1] Receive an unknown CXL DVSEC ID 'h50 in CXL Entity (BDF fnuc_aa_0_0) "
I don't know why. My environment variables have been set correctly, and I also have the relevant licenses. Is this a version issue or something.