R-tile intel FPGA IP for compute express link(CXL) testbench has an AVY_ERROR.

Hi, hope you have a nice day! I have a problem when using the R-tile intel FPGA IP for compute express link(CXL) testbench. The testbench is generated through Quartus Prime 24.3. The CXL ip version ...