Forum Discussion

marcorig's avatar
marcorig
Icon for New Contributor rankNew Contributor
9 months ago

LPM DIVIDE behaves differently between simulation and implementation

I have implemented a divider in a custom VHDL module in order to replace the instances of the LPM_DIVIDE IPs in my project. I've then checked the functionality of my module against the LPM_DIVIDE and...
Compilation
Platform
Simulation
marcorig's avatar
marcorig
Icon for New Contributor rankNew Contributor
9 months ago

Hi Sheng.

The number of pipeline stages is a parameter of the divider and I use the same value both in the simulation and in the implementation. There are no differences. The entire complex design is impossibile to simulate due to its size. What can I do is to simulate and implement a simple one only with the divider and an operands generator inside, monitoring the outputs both in simulation and in signaltap. I think that I'll see the same behavior. Il post the results here in the next days.