How can I convert a Verilog code file into a BDF file

Question

I'm currently using Quartus 18.0. I've successfully written Verilog files that compile and simulate without any issues. However, I'm now seeking to generate BDF files directly from these Verilog code files. This would allow me to view and modify the internal gate-level circuits, unlike the limited functionality offered by the RTL Viewer. Essentially, I'm looking for an editable and compilable BDF file, ideally without having to rebuild it from scratch. Your assistance on this matter would be greatly appreciated. Thank you!

sstrell · Answer

Only possible in Quartus Prime Standard edition.  File menu -&gt; Create/Update.

fengtianwenming · Answer

Thank you for your response. It seems you've correctly interpreted that "Create symbol file for current file" might be used to generate a symbol file (BSF file) for the code file, enabling its integration into a schematic. However, the challenge I'm facing is that I'm seeking to convert Verilog code into a BDF file containing the internal gate-level circuitry. I want to manipulate and modify it directly, akin to the detailed circuits visible in the RTL Viewer. Do you have any suggestions or methods to accomplish this?

sstrell · Answer

No there’s no way to do that. In the long run, learning an HDL is going to be way more beneficial and time-saving vs manipulating a schematic.

fengtianwenming · Answer

Thank you for your response. I'm sad to hear about this fact.

syafieqs · Answer

Long run HDL is good way, eventually BDF gonna EOL.Let me know if there is any update on this

Forum Discussion

How can I convert a Verilog code file into a BDF file

6 Replies

Recent Discussions

Perpetual license Quartus II doesn't allow to build Cyclone V devices anymore.

Quartus Eda_Writer keeps crashing

Failing IO buffer

Floating point operation on Cyclone 10 GX

Quartus/Signaltap complains about wrong version