How can I convert a Verilog code file into a BDF file

I'm currently using Quartus 18.0. I've successfully written Verilog files that compile and simulate without any issues. However, I'm now seeking to generate BDF files directly from these Verilog code...