Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

TV Decoder to VGA on DE2-115 using VIP Suite

Hello,

I am writing this post just to share a sample project (see the attached zip) for the DE2-115 board which grabs video frames from the onboard the ADV7180 TV Decoder and outputs them to 640x480 VGA through the ADV7123 DAC using only SoPC and the VIP suite.

The DE2_115_TV example contained in the Terasic DVD, which is the only example working with PAL sources I was able to find on the internet, does not take advantage of the VIP suite, rather relies on custom verilog modules, IMHO very difficult to integrate in other designs (especially when NIOS is involved)

I wasted several days in order to make it work with the VIP suite (clocked video input -> chroma resample -> ... -> deinterlacer ->clocked video output) and it was quite hard for me to find enough documentation to configure properly the timing parameters of the clocking video I/O and the correct sequence for decoding ITU-R.656 to RGB.

I am sharing this project (which works correctly with both PAL and NTSC sources) with the hope that it will help someone else in the future that encounters the same problem as mine.

Note: this example uses the SDRAM memory for keeping the 640x480 RGB frame-buffer. I have another working variant which uses the smaller SRAM (2 Mb) for the FB, downsampling the captured frames to 320x240 and then upsampling to 640x480 before the video_output. Feel free to contact me if you need it.

Regards,

Primiano

24 Replies

Show More
  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    14 years ago

    Hi,

    I am not an expert with timing closure related issues but you probably need to be more explicit regarding this negative timing slack if you want someone else to be able to help. What is the path with an issue? What are the nodes involved?

    The deinterlacer and the frame buffer come with a SDC file to declare false timing paths. This may be automatic now but in the past this file had to be included manually to the design.

    150MHz on a Cyclone III might be a bit just with the VIP and probably unecessary unless you are working with 1080p resolutions. As primiano suggested, I would downclock the cores to 100Mhz if possible. The memory bus should be able to handle 150Mhz (?) so perhaps you can keep this as is.
  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    14 years ago

    Hi,

    I have manually included all the necessary sdc files.Thanks for your suggestion I am working now with a downclock of 100 Mhz.As of now I can compromise with the resoultions.

    Can you help me with this critical warning

    Critical Warning: Node "scop_top:inst|alt_vip_scl_0:the_alt_vip_scl_0|alt_vip_scl_0_GN:auto_inst|r01038uv1mgcqkxzh2i4cwr9q8h49tn~0"
  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    14 years ago

    Hi,

    I am using the constraints file which I got from the original cd of the board cyclone 3.As of now I am trying to modify a design from them and I have removed some components from the design.This file has worked to give me output for DVI as I could not find a working example with DVI in out.
  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    14 years ago

    Hi,

    I also want to know if for different image data format in CVI and CVO do we need different parameter values for horizontal sync vertical sync horizontal front porch back porch and other parameters to be set in the window.Because I see from your design that your output is also DVI and you have different parameters than I have although I am using image size of 1920 by 1080 and yours is different .Can you tell me how to calculate or find those parameters?
  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    14 years ago

    Hi

    But I want to know how did you calculate the parameter values of the VGA?Is there any manual which had some information as to how to get the values for the settings or any document which gives any info in this regard?

    Thnks

    Sneha
  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    14 years ago

    But i see that in the "presets" panel of the "Clocked video output" module there is a preset called DVI1080p60. Maybe it is just what you're looking for?

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    14 years ago

    Hi,

    I have tried to use those presets in the design but with failure.So I worked out with the presets I got from a design example from bitec which was totally different from what we see when we set the ones predefined in the panel suggested.

    I have not been able to get a working design with DVI.Most of the example designs are with VGA.So I am having difficulty in setting the vip suite parameters for DVI (which should have been easier that is what we thought while starting the project)

    Thanks for your help.Do you have an idea what is the maximum clock we can use in the vip suite components?It definitely is less than 150 MHz although I got CVI and CVO output at 150 with reasonable clarity of picture but failed with other vip suite components.