Arintel
New Contributor
5 years agoPCIe-MM-DMA: Read/Write DMA & BAR0/2 mutually exclusive?
Hi All,
I'm using the Intel PCIe-MM-DMA IP core. In my design, I would often need to schedule a Write-DMA to transfer data from the FPGA to the host system memory. However, sometimes, when there's no data available in the FPGA, the Write-DMA transfer is left pending for a long time. During this pending time, it seems that the host system cannot do any other PCIe activity with the FPGA such as Read-DMA or BAR0/BAR2 accesses until the pending Write-DMA transfer is completed.
Is this by design or a bug in the PCIe-MM-DMA IP core? Or is this a limitation of PCIe in general?
Thanks,
Ari