Forum Discussion

SMS's avatar
SMS
Icon for New Contributor rankNew Contributor
7 years ago

Simulation script for project with multiple IPs

I am trying to simulate a project that has one instance of On-chip flash memory, multiple instances of Soft LVDS IP core and one instance of ALTPLL IP. When I try to simulate it gives this error:

"# ** Error: (vlog-7) Failed to open design unit file "C:/Users/Sarmad/Documents/Altera/TRR_Main_Digital_module_v1.1/LVDS_Channel_1_Tx.vo" in read mode.

# No such file or directory. (errno = ENOENT)"

It seems there is some issue with the simulation script. Is there a tutorial or guideline that details how to write or amend the simulation script in case of multiple IPs. Thanks

Regards

Sarmad

12 Replies

  • AndyN's avatar
    AndyN
    Icon for Occasional Contributor rankOccasional Contributor

    How did you generate your simulation script? Are you compiling each IP separately? The easiest answer is to go to Quartus Tools>Generate Simulator Setup Script for IP. This'll give you a single file to compile all of the IP in your project.

    • SMS's avatar
      SMS
      Icon for New Contributor rankNew Contributor

      Simulation script for each IP core was generated automatically when the IPs were added to the project. And the whole project is compiled collectively. Actually the Quartus version that I am using (Quartus Prime 18.0 Lite Edition) does not have any such option in Tools menu. I tried to do the same from "Project > Upgrade IP Components > Generate Simulator Script for IP" but that button is not enabled (greyed out).

      Moreover I have also tried adding a Nativelink setup simulation script (*.do) but that also doesn't make it work.

  • NBRUM's avatar
    NBRUM
    Icon for New Contributor rankNew Contributor

    vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L work -voptargs="+acc" <module_to_simulate>

    make sure that modelsim has those lib visible.

    • SMS's avatar
      SMS
      Icon for New Contributor rankNew Contributor

      @NBRUM

      I tried this, though it didn't give that error but the IP cores does not generate any output. Instead they show white dotted line in the waveform. Any idea for this behavior?

  • SMS's avatar
    SMS
    Icon for New Contributor rankNew Contributor

    I have also tried to setup simulation using command prompt (ip-setup-simulation) but it gives this error: "No spd files are included in quartus project", although .spd files for all the IP cores (except ALTPLL) are there in the project folder. Can anyone please suggest a solution or point me to a guide that one can follow in such a situation. Thanks

  • May I know which device are you targeting? Found out that the ip-setup-simulation script was designed to work with family 10 devices and will not work properly with any other devices. As a workaround, you can use the ip-make-simscript that let you point directly to the spd files for each IP. You can find a brief description in Table 40 on the Intel® Quartus® Prime Standard Edition Handbook Volume 1 Design and Synthesis. https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/qts/archives/qts-qps-5v1-17-1.pdf#page=255
  • SMS's avatar
    SMS
    Icon for New Contributor rankNew Contributor

    I am using Max10 (to be exact 10M16SAE144I7G). I tried ip-make-simscript as well and it gave me the same error.

    • SMS's avatar
      SMS
      Icon for New Contributor rankNew Contributor

      No, the issue remains unresolved. Yes definitely.

      • RichardT_altera's avatar
        RichardT_altera
        Icon for Super Contributor rankSuper Contributor

        Could you help to share your design? A simplified design that can duplicate the error is sufficient.