Altera_Forum
Honored Contributor
12 years agoSelf reset to FPGA
Hi,
I'm integrating an independent FPGA which doesn't have a master CPU associated with it. I need to reset the FPGA right after it enters user mode. Will using Init_done signal Anded with Conf_done and looped back to a dedicated reset pin do the job? Am I missing something here? Should delay be added? Thanks, Boris Bakshan.