Altera_Forum
Honored Contributor
11 years agoMAX10 ADC & GPIO restrictions
I was combing through the hand book and found that using the ADC feature on the Max 10 parts dramatically cuts your available I/O, especially on the E144 package. In fact, and I was shocked by this, apparently you can only use 54% of the I/O on that package if you even turn on the ADC?
That seems a bit extreme, given that even if you use the dedicated analog in, you lose all of banks 1,2,8, and significant chunks of 3 and 7. The question is why*, and is this a hard limit (imposed by Quartus) or just a "would cause noise in the ADC issue". Also, is this going to be fixed in the future, or is this a permanent "feature"? Thanks! * I assume it has to do with inducing noise on or near the SAR ADC.