Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

MAX10 ADC & GPIO restrictions

I was combing through the hand book and found that using the ADC feature on the Max 10 parts dramatically cuts your available I/O, especially on the E144 package. In fact, and I was shocked by this, ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

I was told the ADC performance will degrade if violate the guideline. The reason this device is wirebond device and place the IO pin to close to the ADC pin will causing the SSN effect which will affect the ADC performance. Per my understanding, there is a critical warning appear after the compilation if there is any IO placement guideline violation. Better check the warning message before proceed :)