Varun_N_CNew Member1 hour agoImplementation of lower data rate.Hi, I would like to know about implementation of lower data rates (100 - 200Mbps) in cyclone 5 GX and cyclone 10 GX FPGA's. please provide the support by providing the architecture.
Recent DiscussionsImplementation of lower data rate.eFUSE : Agilex F series and AGilex I series PCIe cardIP components used in the design have conflicting settings. Intel PCIE Ftile MCDMAEP4CGX22CF19C8N Failure Short D8 to C8Cold Temperature Issue