GPIO default state before FPGA configuration (weak pull-up vs. pull-down)

Between power-on and FPGA configuration, the GPIO pins are in a tristate condition with a weak pull-up enabled. As a result, the device’s digital outputs are initially driven HIGH and only switch to ...