New ContributorHi Teams,
For 5CEBA7F27C8N FPGA, please find below queries needed clarification.
1. What is meant by "IO Flipflop Configuration Settings" in FPGA design?
2. For what kind of signals, this Flipflop(FF) configuration setting to be implemented in FPGA design.?
Regards,
Sanju
Super ContributorHi Sanju,
These links can help you:
https://www.intel.com/content/www/us/en/docs/programmable/683283/18-1/use-i-o-flipflops.html
enable flipflops (or registers) in I/O cells that have fast, direct connections to an I/O pin, when possible. To improve I/O performance by minimizing setup, clock-to-output, and clock-to-output enable times
Usually use for input/output signals.
Super ContributorHi,
May I know any further concern or update?
Thanks,
Regards,
Sheng
