HPS DDR Interface

For the HPS memory controller (DDR interface):

• Is it possible to swap DQS differential pairs (P/N inversion) through software or configuration?
• Or must signal polarity strictly be respected at the PCB level?