Most RecentDoes the Multi-Rate Ethernet PHY Intel® FPGA IP supports MGBASE-T for Cyclone 10 GX?Arria 10 PCIe Write DMA Descriptor Controller RegistersPCIe Arria 10 HIP MSI-XDSP BuilderError(14530): pce_tx[0] is locked to a non-HIP location. The HIP locations are G22 G22 G22 G22 G22FPGANios II/e Core maxm clockMAX 10Quartus ram block sharing bug on Cyclone VScripts from Quartus in Modelsim not using the latest files when compiling
