I am using a Cyclone V 5CEBA2F23C8 in my design for an Atari XL recreation - the EclaireXL. The Cyclone V has been excellent and I am very impressed with the technology. The fractional PLLs are really great, you should include them in the smaller FPGA families too! If there was a 5V tolerant version that would be even better. Anyway to the point. I have now filled up the block memory and after some recent changes, when I compile my design I see that a block is inferred for the 6502 CPU and ALSO used explicitly for the zpu memory. Using the block twice is clearly a great efficiency if it can be done and still work. However the issue I have with this is: the block gives incorrect data where it is inferred for the CPU! I was hoping this would be solved in the next Quartus versions but after a few iterations it has not been addressed. I'm not on Quartus Lite 20.1.1. So I thought it may be something that Intel is not aware of. In order to workaround this bug, is there a way to tell Quartus not to use memory blocks twice when synthesizing the design?

Without seeing the design, it's hard to understand what you mean. Are you saying that you've inferred or instantiated a RAM and the same physical RAM block is being shared using multiple ports? Can you show some code or what you're seeing in the RTL viewer or the Technology Map Viewer? There are packing and merging options you could check in Assignments menu -> Settings -> Compiler Settings -> Advanced Analysis & Synthesis Settings, but they're mostly for registers.

Hi Mark,Is it possible to attach the qar design here. Ill try to replicate and see what can I find at my end.Thanks,Regards

I have some signaltap captures here of the issue: http://www.64kib.com/redmine/issues/85

To restate the issue more simply to increase changes of a reply. I have a design that used to work well for the Cyclone V 5CEBA2F23C8. As the FPGA filled up Quartus decided to share the same block ram between parts of the design. For some reason, a bug in the design, or a bug in Quartus, the sharing of block ram does not work correctly. Is there a way to disable sharing block ram between multiple parts of the design?

I see the same port of an M10K ram block used in two places. In my most recent build this is M10K_X38_Y11_N0 as seen here in the memory use summary - filtered to the duplicate: In the technology map viewer I see this in the 6502 cpu: ... and the supporting zpu processor rom: When this occurs I get the wrong results from the op code decoder in the 6502 cpu. The code is online: http://www.64kib.com/atarixlfpga_svn/trunk/atari_800xl/common/a8core/cpu_65xx_a.vhd http://www.64kib.com/atarixlfpga_svn/trunk/atari_800xl/eclaireXL_ITX/zpu_rom.qip In the table in the 6502 code it says: "0100" & "100010" & implied & aluInX & aluInc, -- E8 INX Which is supposed to be: 0x002020000112 (i.e. 0100 is 2, then 1000, then 10... ) However because of this ram I end up with 0x002020100112 But only when I add some unrelated video logic using other block ram and start getting this block memory shared. So the stack pointer is hanged on opcode E8 (increase X) when it shouldn't be. The project is all open so I can share the whole build. Its attached, though needs compiling - load the project atari800core_eclaireXLv1.qpf from the attached.

Quartus ram block sharing bug on Cyclone V

12 Replies

SyafieqS
Super Contributor
5 years ago
Hi Mark,

Is it possible to attach the qar design here. Ill try to replicate and see what can I find at my end.

Thanks,
Regards
- foft
  Occasional Contributor
  5 years ago
  Here it is a .qar file. I didn't know about qar files, good to learn about them. Many thanks for offering to take a look.
  atari800core_eclaireXLv1.qar1.6 MB
  - foft
    Occasional Contributor
    5 years ago
    Hi Syafieq,
    
    Just wanted to check that I created/attached the .qar file ok and you were able to pick it up?
    
    Thanks,
    
    Mark
foft
Occasional Contributor
5 years ago
I have some signaltap captures here of the issue:

http://www.64kib.com/redmine/issues/85
- foft
  Occasional Contributor
  5 years ago
  To restate the issue more simply to increase changes of a reply.
  
  I have a design that used to work well for the Cyclone V 5CEBA2F23C8. As the FPGA filled up Quartus decided to share the same block ram between parts of the design.
  
  For some reason, a bug in the design, or a bug in Quartus, the sharing of block ram does not work correctly.
  
  Is there a way to disable sharing block ram between multiple parts of the design?
  - sstrell
    Super Contributor
    5 years ago
    Without seeing the design, it's hard to understand what you mean. Are you saying that you've inferred or instantiated a RAM and the same physical RAM block is being shared using multiple ports? Can you show some code or what you're seeing in the RTL viewer or the Technology Map Viewer?
    
    There are packing and merging options you could check in Assignments menu -> Settings -> Compiler Settings -> Advanced Analysis & Synthesis Settings, but they're mostly for registers.
SyafieqS
Super Contributor
4 years ago
Hi Mark,

Yes, you can repost it with qar file attached.

Thanks,
Regards

Forum Discussion

Quartus ram block sharing bug on Cyclone V

12 Replies

Recent Discussions

agilex 7 Platform Designer PIO addr width

Direct RF ip

Agilex 7 R-Tile PIPE Direct Mode: Raw Rx Data Misalignment - Is Soft Word Alignment Needed?

Avalon-MM Cyclone V Hard IP for PCI Express Intel FPGA IP Soft Reset and Hard Reset

Agilex-7 MSI-X missing om AXI MCDMA for PCIe