HPS SDRAM Calibration Failed

Question

To whom it may concern,&nbsp;The HPS of a Cyclone V SoC based board that I designed is failing the booting process. In which the following error message is outputted to the console:&nbsp;U-Boot SPL date and timeSDRAM Calibration Failed.ERROR ### Please Reset the board ###I’m trying to determine the cause of the SDRAM calibration failure by enabling calibration reporting as indicated in:https://www.intel.com/content/www/us/en/docs/programmable/683841/17-0/enabling-the-debug-report-for-arria.htmlhttps://www.intel.com/content/www/us/en/docs/programmable/683841/17-0/determining-the-failing-calibration.htmlbut I’m only getting the above mentioned message without an indication of the failing SDRAM stage and cause.&nbsp;please advise on how to get the preloader to output debug insights to the console. Please note that the approach described in the link below was used to create the Preloader:&nbsp;https://www.rocketboards.org/foswiki/Documentation/BuildingBootloaderCycloneVAndArria10Also, please advise on the sequence of failure messages that are outputted by the Preloader.&nbsp;Regards,&nbsp;

carog_altera · Answer

Hello F_A_APlease try running the EMIF-only example design.At this point, it’s not clear whether the error is caused by an HPS configuration issue or an incorrect EMIF configuration.To rule out any EMIF-related configuration problems, please make sure the standalone EMIF example design runs successfully on its own.

f_a_a · Answer

Dear CaroG,Thanks for the reply.Please correct me if I’m wrong but the Cyclone V’s HPS component in platform designer is integrated with the EMIF IP. Thus, I don’t think it is possible to run the design as EMIF only. Kindly, advise.Regards,

alancltan · Answer

Do you have any design which successfully booted on your device? Or is this your first try?

First thing to do is to isolate the problem, is it possible to boot a basic design (like the GSRD in the links you have)?

alancltan · Answer

Hi F_A_A,Do you have any successful boot-up before?Any chance for you to try to get the debug log working?SEQ.C: Calibration FailedSEQ.C: Error Stage : &lt;Num&gt;SEQ.C: Error Substage: &lt;Num&gt;SEQ.C: Error Group : &lt;Num&gt;Regards,Alan

kianhint_altera · Answer

Hi F_A_A​ ,Just checking up on this case issue as it has been idling for some time, is the issue resolved on your end or do you have some logs per Alan questions?ThanksRegardsKian

Forum Discussion

HPS SDRAM Calibration Failed

ERROR ### Please Reset the board ###

5 Replies

Recent Discussions

Agilex 5E HPS and Linux

F2SDRAM test inquiries.

LWH2F Throughput

Reg SoC Example without using Linux

Reg Agilex5 A5ED028BM16AE5S SoC - USB3.0