K606
Contributor
1 month agoAgilex 5 EMAC GMII loopthrough: signals are not toggling in Fabric
I am trying to route GMII signals through the Agilex5 HPS to the Fabric.
In the .dts I am using, I have the following settings for the two EMACs:
&gmac0 {
status = "okay";
mac-mode = "gmii";
phy-mode = "gmii"; // must be added, and if no PHY, then add fixed link
//phy-handle = <&emac0_phy0>;
max-frame-size = <9000>;
fixed-link {
speed = <1000>;
full-duplex;
};
mdio0 {
#address-cells = <1>;
#size-cells = <0>;
compatible = "snps,dwmac-mdio";
emac0_phy0: ethernet-phy@0 {
reg = <0>;
};
};
};
&gmac1 {
status = "okay";
mac-mode = "gmii";
phy-mode = "gmii";
//phy-handle = <&emac1_phy0>;
max-frame-size = <9000>;
fixed-link {
speed = <1000>;
full-duplex;
};
mdio0 {
#address-cells = <1>;
#size-cells = <0>;
compatible = "snps,dwmac-mdio";
emac1_phy0: ethernet-phy@0 {
reg = <0>;
};
};
};In the RTL I am connecting the two EMACs as followed:
logic user_clk_pll_125, user_clk_pll_25, user_clk_pll_2_5; // 1G / 100M / 10M
(* noprune *) logic [7:0] tx_dummy_counter;
(* noprune *) logic emac0_mac_tx_clk_o_wire, emac0_mac_tx_clk_i_wire, emac0_mac_rx_clk_wire, emac0_mac_rst_tx_n_wire, emac0_mac_rst_rx_n_wire;
(* noprune *) logic emac0_mac_txen_wire, emac0_mac_txer_wire, emac0_mac_rxdv_wire, emac0_mac_rxer_wire, emac0_mac_col_wire, emac0_mac_crs_wire;
(* noprune *) logic [7:0] emac0_mac_rxd_wire;
(* noprune *) logic [2:0] emac0_mac_speed_wire;
(* noprune *) logic [7:0] emac0_mac_txd_o_wire;
(* noprune *) logic [7:0] rx_dummy_counter;
(* noprune *) logic emac1_mac_tx_clk_o_wire, emac1_mac_tx_clk_i_wire, emac1_mac_rx_clk_wire, emac1_mac_rst_tx_n_wire, emac1_mac_rst_rx_n_wire;
(* noprune *) logic emac1_mac_txen_wire, emac1_mac_txer_wire, emac1_mac_rxdv_wire, emac1_mac_rxer_wire, emac1_mac_col_wire, emac1_mac_crs_wire;
(* noprune *) logic [7:0] emac1_mac_rxd_wire;
(* noprune *) logic [2:0] emac1_mac_speed_wire;
(* noprune *) logic [7:0] emac1_mac_txd_o_wire;
assign emac0_mac_rx_clk_wire = emac1_mac_tx_clk_o_wire; // 1G
assign emac1_mac_rxdv_wire = emac0_mac_txen_wire;
assign emac1_mac_rxer_wire = emac0_mac_txer_wire;
assign emac1_mac_rxd_wire = emac0_mac_txd_o_wire;
assign emac1_mac_col_wire = 1'b0;
assign emac1_mac_crs_wire = 1'b0;
assign emac0_mac_rx_clk_wire = emac0_mac_tx_clk_o_wire; // 1G
assign emac0_mac_rxdv_wire = emac1_mac_txen_wire;
assign emac0_mac_rxer_wire = emac1_mac_txer_wire;
assign emac0_mac_rxd_wire = emac1_mac_txd_o_wire;
assign emac0_mac_col_wire = 1'b0;
assign emac0_mac_crs_wire = 1'b0;The GMII signals are exported from the Agilex HPS as followed:
When the system boots, the following can be seen is dmesg:
[ 1.443647] socfpga-dwmac 10810000.ethernet: Adding to iommu group 0
[ 1.450679] socfpga-dwmac 10810000.ethernet: IRQ eth_wake_irq not found
[ 1.457291] socfpga-dwmac 10810000.ethernet: IRQ eth_lpi not found
[ 1.463542] socfpga-dwmac 10810000.ethernet: RX VLAN HW Stripping
[ 1.469741] socfpga-dwmac 10810000.ethernet: SMTG Hub Cross Timestamp supported
[ 1.477398] socfpga-dwmac 10810000.ethernet: User ID: 0x76, Synopsys ID: 0x31
[ 1.484534] socfpga-dwmac 10810000.ethernet: XGMAC2
[ 1.489489] socfpga-dwmac 10810000.ethernet: DMA HW capability register supported
[ 1.496943] socfpga-dwmac 10810000.ethernet: RX Checksum Offload Engine supported
[ 1.504396] socfpga-dwmac 10810000.ethernet: COE Type 1
[ 1.509603] socfpga-dwmac 10810000.ethernet: TX Checksum insertion supported
[ 1.516623] socfpga-dwmac 10810000.ethernet: TSO supported
[ 1.522089] socfpga-dwmac 10810000.ethernet: Enable RX Mitigation via HW Watchdog Timer
[ 1.530076] socfpga-dwmac 10810000.ethernet: device MAC address 42:ca:f5:1e:55:80
[ 1.537533] socfpga-dwmac 10810000.ethernet: Enabled L3L4 Flow TC (entries=16)
[ 1.544737] socfpga-dwmac 10810000.ethernet: Enabled RFS Flow TC (entries=10)
[ 1.551847] socfpga-dwmac 10810000.ethernet: TSO feature enabled
[ 1.557831] socfpga-dwmac 10810000.ethernet: SPH feature enabled
[ 1.563815] socfpga-dwmac 10810000.ethernet: TX COE limited to 2 tx queues
[ 1.570665] socfpga-dwmac 10810000.ethernet: Using 40/40 bits DMA host/device width
[ 1.581335] socfpga-dwmac 10820000.ethernet: Adding to iommu group 1
[ 1.588338] socfpga-dwmac 10820000.ethernet: IRQ eth_wake_irq not found
[ 1.594945] socfpga-dwmac 10820000.ethernet: IRQ eth_lpi not found
[ 1.601179] socfpga-dwmac 10820000.ethernet: RX VLAN HW Stripping
[ 1.607380] socfpga-dwmac 10820000.ethernet: SMTG Hub Cross Timestamp supported
[ 1.614905] socfpga-dwmac 10820000.ethernet: User ID: 0x76, Synopsys ID: 0x31
[ 1.622027] socfpga-dwmac 10820000.ethernet: XGMAC2
[ 1.626982] socfpga-dwmac 10820000.ethernet: DMA HW capability register supported
[ 1.634436] socfpga-dwmac 10820000.ethernet: RX Checksum Offload Engine supported
[ 1.641890] socfpga-dwmac 10820000.ethernet: COE Type 1
[ 1.647097] socfpga-dwmac 10820000.ethernet: TX Checksum insertion supported
[ 1.654117] socfpga-dwmac 10820000.ethernet: TSO supported
[ 1.659583] socfpga-dwmac 10820000.ethernet: Enable RX Mitigation via HW Watchdog Timer
[ 1.667568] socfpga-dwmac 10820000.ethernet: device MAC address 3e:47:0a:4f:7b:96
[ 1.675024] socfpga-dwmac 10820000.ethernet: Enabled L3L4 Flow TC (entries=16)
[ 1.682221] socfpga-dwmac 10820000.ethernet: Enabled RFS Flow TC (entries=10)
[ 1.689330] socfpga-dwmac 10820000.ethernet: TSO feature enabled
[ 1.695314] socfpga-dwmac 10820000.ethernet: SPH feature enabled
[ 1.701298] socfpga-dwmac 10820000.ethernet: TX COE limited to 2 tx queues
[ 1.708147] socfpga-dwmac 10820000.ethernet: Using 40/40 bits DMA host/device width
[ 1.718293] socfpga-dwmac 10830000.ethernet: Adding to iommu group 2
[ 1.725245] socfpga-dwmac 10830000.ethernet: IRQ eth_wake_irq not found
[ 1.731850] socfpga-dwmac 10830000.ethernet: IRQ eth_lpi not found
[ 1.738075] socfpga-dwmac 10830000.ethernet: RX VLAN HW Stripping
[ 1.744242] socfpga-dwmac 10830000.ethernet: SMTG Hub Cross Timestamp supported
[ 1.751730] socfpga-dwmac 10830000.ethernet: User ID: 0x76, Synopsys ID: 0x31
[ 1.758854] socfpga-dwmac 10830000.ethernet: XGMAC2
[ 1.763807] socfpga-dwmac 10830000.ethernet: DMA HW capability register supported
[ 1.771261] socfpga-dwmac 10830000.ethernet: RX Checksum Offload Engine supported
[ 1.778712] socfpga-dwmac 10830000.ethernet: COE Type 1
[ 1.783917] socfpga-dwmac 10830000.ethernet: TX Checksum insertion supported
[ 1.790936] socfpga-dwmac 10830000.ethernet: TSO supported
[ 1.796400] socfpga-dwmac 10830000.ethernet: Enable RX Mitigation via HW Watchdog Timer
[ 1.804372] socfpga-dwmac 10830000.ethernet: Enabled L3L4 Flow TC (entries=16)
[ 1.811565] socfpga-dwmac 10830000.ethernet: Enabled RFS Flow TC (entries=10)
[ 1.818673] socfpga-dwmac 10830000.ethernet: TSO feature enabled
[ 1.824656] socfpga-dwmac 10830000.ethernet: SPH feature enabled
[ 1.830639] socfpga-dwmac 10830000.ethernet: TX COE limited to 2 tx queues
[ 1.837487] socfpga-dwmac 10830000.ethernet: Using 40/40 bits DMA host/device width
...
[ 11.730428] socfpga-dwmac 10830000.ethernet eth2: Register MEM_TYPE_PAGE_POOL RxQ-0
[ 11.747001] socfpga-dwmac 10830000.ethernet eth2: Register MEM_TYPE_PAGE_POOL RxQ-1
[ 11.770275] socfpga-dwmac 10830000.ethernet eth2: Register MEM_TYPE_PAGE_POOL RxQ-2
[ 11.778338] socfpga-dwmac 10830000.ethernet eth2: Register MEM_TYPE_PAGE_POOL RxQ-3
[ 11.782322] socfpga-dwmac 10830000.ethernet eth2: Register MEM_TYPE_PAGE_POOL RxQ-4
[ 11.787412] socfpga-dwmac 10830000.ethernet eth2: Register MEM_TYPE_PAGE_POOL RxQ-5
[ 11.790998] socfpga-dwmac 10830000.ethernet eth2: Register MEM_TYPE_PAGE_POOL RxQ-6
[ 11.796018] socfpga-dwmac 10830000.ethernet eth2: Register MEM_TYPE_PAGE_POOL RxQ-7
[ 11.813781] fpga_manager fpga0: Stratix10 SOC FPGA Manager registered
[ 11.913063] socfpga-dwmac 10830000.ethernet eth2: PHY [stmmac-2:01] driver [Micrel KSZ9031 Gigabit PHY] (irq=POLL)
[ 11.913393] socfpga-dwmac 10830000.ethernet eth2: No Safety Features support found
[ 11.913478] socfpga-dwmac 10830000.ethernet eth2: IEEE 1588-2008 Advanced Timestamp supported
[ 12.001908] socfpga-dwmac 10830000.ethernet eth2: registered PTP clock
[ 12.007839] socfpga-dwmac 10830000.ethernet eth2: FPE workqueue start
[ 12.007940] socfpga-dwmac 10830000.ethernet eth2: configuring for phy/rgmii-id link mode
[ 12.155854] socfpga-dwmac 10820000.ethernet eth1: Register MEM_TYPE_PAGE_POOL RxQ-0
[ 12.159161] socfpga-dwmac 10820000.ethernet eth1: Register MEM_TYPE_PAGE_POOL RxQ-1
[ 12.180998] socfpga-dwmac 10820000.ethernet eth1: Register MEM_TYPE_PAGE_POOL RxQ-2
[ 12.191086] socfpga-dwmac 10820000.ethernet eth1: Register MEM_TYPE_PAGE_POOL RxQ-3
[ 12.199787] socfpga-dwmac 10820000.ethernet eth1: Register MEM_TYPE_PAGE_POOL RxQ-4
[ 12.208205] socfpga-dwmac 10820000.ethernet eth1: Register MEM_TYPE_PAGE_POOL RxQ-5
[ 12.218464] socfpga-dwmac 10820000.ethernet eth1: Register MEM_TYPE_PAGE_POOL RxQ-6
[ 12.229854] socfpga-dwmac 10820000.ethernet eth1: Register MEM_TYPE_PAGE_POOL RxQ-7
[ 12.247722] socfpga-dwmac 10820000.ethernet eth1: No Safety Features support found
[ 12.247967] socfpga-dwmac 10820000.ethernet eth1: IEEE 1588-2008 Advanced Timestamp supported
[ 12.331440] socfpga-dwmac 10820000.ethernet eth1: registered PTP clock
[ 12.332900] socfpga-dwmac 10820000.ethernet eth1: FPE workqueue start
[ 12.332987] socfpga-dwmac 10820000.ethernet eth1: configuring for fixed/gmii link mode
[ 12.343803] socfpga-dwmac 10820000.ethernet eth1: Link is Up - 100Mbps/Full - flow control off
[ 12.344209] IPv6: ADDRCONF(NETDEV_CHANGE): eth1: link becomes ready
[ 12.449807] of-fpga-region soc:base_fpga_region: FPGA Region probed
[ 12.469882] socfpga-dwmac 10810000.ethernet eth0: Register MEM_TYPE_PAGE_POOL RxQ-0
[ 12.479649] socfpga-dwmac 10810000.ethernet eth0: Register MEM_TYPE_PAGE_POOL RxQ-1
[ 12.482568] socfpga-dwmac 10810000.ethernet eth0: Register MEM_TYPE_PAGE_POOL RxQ-2
[ 12.490255] socfpga-dwmac 10810000.ethernet eth0: Register MEM_TYPE_PAGE_POOL RxQ-3
[ 12.493314] socfpga-dwmac 10810000.ethernet eth0: Register MEM_TYPE_PAGE_POOL RxQ-4
[ 12.501735] socfpga-dwmac 10810000.ethernet eth0: Register MEM_TYPE_PAGE_POOL RxQ-5
[ 12.514200] socfpga-dwmac 10810000.ethernet eth0: Register MEM_TYPE_PAGE_POOL RxQ-6
[ 12.536765] socfpga-dwmac 10810000.ethernet eth0: Register MEM_TYPE_PAGE_POOL RxQ-7
[ 12.582718] socfpga-dwmac 10810000.ethernet eth0: No Safety Features support found
[ 12.583005] socfpga-dwmac 10810000.ethernet eth0: IEEE 1588-2008 Advanced Timestamp supported
[ 12.591157] socfpga-dwmac 10810000.ethernet eth0: registered PTP clock
[ 12.601012] socfpga-dwmac 10810000.ethernet eth0: FPE workqueue start
[ 12.601201] socfpga-dwmac 10810000.ethernet eth0: configuring for fixed/gmii link mode
[ 12.611650] socfpga-dwmac 10810000.ethernet eth0: Link is Up - 100Mbps/Full - flow control off
[ 12.615095] IPv6: ADDRCONF(NETDEV_CHANGE): eth0: link becomes ready
...(this log was from testing 100M, but the same occurs for 1G)
In signal tap, no wires are toggled (even though it seems the output clocks are fine)
Please help!