When to reset a signal.

Question

In one process I set a command 
    when X"01" =&gt;  --continious data read
         cont_ram_addr := to_integer(unsigned(addr_bus));
       ram_command &lt;= RAM_CONT_WRITE;
     when X"02" =&gt;  --continious data write
         cont_ram_addr := to_integer(unsigned(addr_bus));
       ram_command &lt;= RAM_CONT_READ;
     when X"03" =&gt; --read data command 
         ram_command &lt;= RAM_BYTE_WRITE;
     when X"04" =&gt; --write data command 
         ram_command &lt;= RAM_BYTE_READ;
 In another process I read this command and do some actions according the command.
      case RamState is
        when ST_IDLE =&gt;
        if(ram_command &gt; "000") then  
          case ram_command is
           when RAM_CONT_WRITE =&gt; RamState &lt;= ST_CONT_WR_RAM;
           when RAM_CONT_READ  =&gt; RamState &lt;= ST_CONT_RD_RAM;
           when RAM_BYTE_WRITE =&gt; RamState &lt;= ST_WR_RAM;
           when RAM_BYTE_READ  =&gt; RamState &lt;= ST_RD_RAM;
           when others =&gt; RamState &lt;= ST_IDLE;
       end case;
      end if;
      
    when ST_WR_RAM =&gt;   - 
        --do something
      RamState &lt;= ST_IDLE;
      
      when ST_RD_RAM =&gt;   
        --do something
        RamState &lt;= ST_IDLE;
    when ST_CONT_WR_RAM =&gt;        
        -do something
      RamState &lt;= ST_IDLE;
 
    when ST_CONT_RD_RAM =&gt;
     -- do something 
        RamState &lt;= ST_IDLE;
     But where and when I should reset ram_command. If I return to ST_IDLE I once again evaluate ram_command case and create endless loop. ram_command should be reset at some point.

altera_forum · Answer

This is a design choice for the designer. Without knowing the design, it will be impossible to comment.

altera_forum · Answer

Looks like you either need to incorporate the command setting logic into the command executing state machine, or at least you need the state machine to be able to communicate with the command setting logic (to reset the command or whatever you need to make the design work). As Tricky said, very hard to give advice from such little information.

altera_forum · Answer

--- Quote Start ---

Looks like you either need to incorporate the command setting logic into the command executing state machine, or at least you need the state machine to be able to communicate with the command setting logic (to reset the command or whatever you need to make the design work). As Tricky said, very hard to give advice from such little information.

--- Quote End ---

That's the problem. I'd gladly reset ram_command in the second process. But I get Error (10028): Can't resolve multiple constant drivers for net. So I dont know when I'm good to reset the signal.

altera_forum · Answer

--- Quote Start ---

That's the problem. I'd gladly reset ram_command in the second process. But I get Error (10028): Can't resolve multiple constant drivers for net. So I dont know when I'm good to reset the signal.

--- Quote End ---

Like I said in your other post, you need to communicate between processes with signals. Create a signal for the sole purpose to send a message between the processes that can reset you ram_command signal.

altera_forum · Answer

--- Quote Start ---

Like I said in your other post, you need to communicate between processes with signals. Create a signal for the sole purpose to send a message between the processes that can reset you ram_command signal.

--- Quote End ---

But who reset the other signal - the one that reset ram_command? And when?

Thanks guys. Stupid question. I figured it out.

Forum Discussion

When to reset a signal.

5 Replies

Recent Discussions

Installer cannot establish connection with SSL error

how to reduce clock skew between synchronous clock

Error (169008): Can't turn on open-drain option for differential I/O pin HPS_DDR3_DQS_N[1]

Error(23098) when using IPM_IOPLL on Agliex 7

Quartus 13.1 including Signal Tap License