Altera_Forum
Honored Contributor
11 years agoUpsampling QPSK Symbols
I am trying to implement QPSK modulator in FPGA using Verilog.
I have a question about upsampling. Assume that I want to send this byte: 1 0 1 1 0 1 0 1 I channel will be: 1 1 0 0 and Q channel will be: 0 1 1 1 Now I need to upsample these two channels, assume I want to upsample by 8, does it mean that I change the "width" of each bit to 8? i.e. I channel will be: 00000001 00000001 00000000 00000000 and Q channel will be: 00000000 00000001 00000001 00000001 Or I just repeat each bit 8 time? i.e. I channel: 11111111 11111111 00000000 00000000 and Q channel: 00000000 11111111 11111111 11111111 After using the correct way of upsampling, how do I map ones and zeros to 1 and -1?